Abstract-Track assignment is a critical step between global routing and detailed routing in modern VLSI chip designs. Crosstalk, which is largely decided by wire adjacency, has significant impact on interconnect delay and circuit performance. Therefore, the amount of crosstalk should be restrained in order to satisfy timing constraints. In this work, a novel track assignment algorithm is proposed to reduce crosstalk-induced performance degradation. The problem is formulated as a Traveling Salesman Problem (TSP) and solved by a graph-based heuristic. Experimental results on the ISPD2011 benchmark circuits show that the violations on crosstalk bounds can be reduced by up to 99.56%compared to the conventional nonconstraint-based heuristics.
INTRODUCTION
Track assignment [1] is an important intermediate step to fill the gap between global routing and detailed routing in modern chip designs. Tracks represent the available routing resources inside global routing cells (g-cells), and the number of horizontal/vertical tracks across a g-cell is the capacity of wires that it allows. Track assignment algorithms attempt to assign each wire segment into a track, while at the same time satisfying timing constraints and avoiding wire conflicts. For timing constraints, one of the most important factors to take into account is the delay increment caused by crosstalk between adjacent parallel wires. Crosstalk is usually estimated based on coupling capacitance [2] between two wires in adjacent tracks, which can be expressed as follows [3] , [4] :
where i and j are adjacent wire segments, α and β are technology dependent constants, l ij is the coupling length, d ij is the wire distance, and f ij is the switching factor.
In this paper, we only consider intra-layer crosstalk between two immediately adjacent tracks, because inter-layer crosstalk and crosstalk across more than one track are negligible. Given a global routing result which contains the initial positions of a set of wire segments, a vector of delay increment bounds, a matrix of potential delay increment, and a set of available tracks, we aim to assign each wire segment i W ∈ to a track k T ∈ such that neither wire overlap nor delay bound violation exists.
II. TIMING-CONSTRAINED CROSSTALK-AWARE TRACK
ASSIGNMENT ALGORITHM We proposed an efficient heuristic algorithm based on the Traveling Salesman Problem (TSP) and graph models. . Vertex u and v are connected by an edge if wire u and v have overlap in span. This conflict graph is also an interval graph because of the interval properties of the wire segments.
Maximum Clique: A clique is a complete sub-graph in an undirected graph, and the maximum clique is the one with the largest number of vertices. Finding the maximum clique of an interval graph can be done in polynomial time by the segment tree [5] algorithm.
Adjacency Graph: Wires in the same clique have overlap in span and must be assigned to different tracks. Any pairs of those wires are potential neighbors, and an adjacency graph is constructed from the maximum clique by three steps. 3) Adding shields: In the case that there are more available tracks than the minimum number needed, these extra spare tracks are treated as shields, or virtual wires, and added as vertices into the adjacency graph, which have zero-weight connections with all other vertices in the graph so that they are free to be neighbor of any wire.
B. Track Assignment Algorithm

1) Track Assignment for the Max Clique:
After adding shields, the assignment problem for the maximum clique can be formulated as a TSP Problem and solved by the nearest insertion algorithm, which finds a minimum weight circle if possible. A path can be obtained by cutting an arbitrary edge of the circle. A minimum weight path traversing all the vertices is found, and the order of the vertices in this path gives the order of tracks assigned for the corresponding wires.
2) Greedy Assignment for the Rest of the Wires:
The segment tree heuristic is again applied to find a maximum clique among all unassigned wires, and the wires in this max clique have different candidate tracks, because the previously assigned wires now become obstacles. Wires with less track options are given higher priority such that less flexible variables are fixed first, resulting in a greater overall flexibility among the whole system of variables. Assignment of a wire is randomly selected from its candidate tracks, as long as it satisfies all constraints. The procedure follows a "trial-anderror" pattern where if no feasible candidate track exists for a later wire, the procedure returns to the latest wire that has a feasible solution and tries another candidate track, until all wires find a feasible solution.
III. EXPERIMENTAL RESULTS
Our heuristic algorithm is implemented in C++ and tested on a Linux platform. The test benches Superblue1(S1), Superblue4(S4) and Superblue10(S10) are randomly picked from the ISPD2011 global routing contest, with specifications listed in Table I . Crosstalk bounds and the switching factors are generated randomly within a reasonable range. A panel is a row of g-cells, and each panel has a fixed number of tracks that go through the entire panel. We used coalesCgrip [6] to generate the global routing as input to the proposed algorithm. As a comparison, we have also implemented two other track assignment methods. The first one, named HAMILTON, originates from the idea in [3] , but without considering the detour cost. It recursively finds min-weight Hamiltonian paths for cliques in the set of unassigned wires, and assigns wires in the order of vertices in the path. The second approach, named CLIQUE-CONFLICT, is similar to our approach in the sense that it assigns the first maximum clique using the same TSP approach, but it only considers wire conflict when assigning the rest of the wires. Performance evaluations listed in Table II shows that the proposed heuristic algorithm can produce solutions with bound violation rate of only 0.088%, 0.039% and 0.035%, surpassing its opponents by up to 229X, 105X and 231X, respectively for the three test cases. It also reduces the average amount of violation by up to 21X, 25X and 14X. 
IV. CONCLUSION
In this paper we proposed and implemented a novel heuristic approach to solve the constraint-based track assignment problem. Our algorithm utilizes the nearest insertion method targeting at the Traveling Salesman Problem, and applies a greedy method on an extended bipartite graph. Unlike most of previous works, our approach takes into account the dynamically changing delay increment on each wire segment. This brings challenge to the implementation, but experimental results are very promising. The proposed heuristic algorithm achieved significant success in eliminating performance degradation induced by crosstalk.
